

C560 TGL Schematics

RESISTOR

Symbol name	Value	Tolerance (J: 5%, F: 1%, D: 0.5%, B: 0.1 %)	Rating 0402=> 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
10KR3	10K Ohm	If no letter, it means J: 5%	1/16W, 75V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

The naming rule is value + R + size + tolerance
 For the value, it can be read by the number before R. (R means resistor)
 For the tolerance, it can be read from the last letter.
 For the rating, we don't show on the symbol name.
 For the size, R2=>0402, R3=>0603, R5=>0805,....

CAPACITOR

Symbol name	Value	Tolerance (M: +/-20, K: +/-10, Z: +80/-20)	Rating	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
SCD1U10V2MX-1	0.1uF	M/X5R	10V	0402
SC10U6D3V5MX	10uF	M/X5R	6.3V	0805
SC2D2U16V5ZY	2.2uF	Z/Y5V	16V	0805

The naming rule is
 Capacitor type + value + rating + size + tolerance + material
 SCD1U10V2MX-1
 SC=> SMT Ceramic, TC=> POS cap or SP cap
 D1U => 0.1uF
 10V=> the voltage rating is 10V
 2=> 0402, 3=>0603, 5=>0805
 M=>tolerance M, K, Z
 X=> X7R/X5R, Y=> Y5V
 -1 => symbol version, nonsense to EE characteristic


DY	DUMMY, NOT ASM
DDP/ SDP	Memory down BOM Control
DDR4_CTRL	Memory down BOM Control
MEM_IDx_x	Memory ID for SW Team (BOM Control)
PCB_ID	PCB ID for SW Team (PCB version)
SKU_ID	SKU ID for SW Team (Model ID)
DIS	GPU
PSL/ Non PSL	Support / Non Support KBC Power Switched Logic
AOU/Non AOU	USB port AOU function
EMC/DY-EMC	EMI team suggest
Wlan Non-PS	Support WLAN type
LC56_14T/ LC56_15T	Difference between 14T and 15T

C560


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
COVER PAGE			
Size	Document Number	C560-TGL	Rev
A3			-1
Date:	Saturday, August 15, 2020	Sheet 1 of 106	






C560 TGL Block Diagram

Project code: LC56-14T
4PD0K101C001
LC56-15T
4PD0K101E001
PCB P/N: 203013
Revision: -1







PCB Layer Stackup	
L1: Signal	
L2: GNDPOWER	
L3: Signal	
L4: Signal	
L5: GNDPOWER	
L6: Signal	
L7: GNDPOWER	
L8: Signal	
Battery Charger/Selector	
BQ25710RSNR-GP	44
20V_IN	19V_DCRATOUT
BT	
System DC/DC	
TPS31393PBJER-GP	45
TPS31393PBJER-GP	
19V_DCRATOUT	PWR_5V
PWR_5V	PWR_3D1V
CPU VCORE	
RT3672EBGQW-1-GP	46
1V_CPU_CORE	
AOE6936	47
19V_DCRATOUT	1V_CPU_CORE
DC/DC VCCAUX	
MP2941BGL-C669-Z-GP	50
19V_DCRATOUT	10M_VCCIN_AUX
DC/DC 1D2V_S3	
TPS3146MJER-GP	51
19V_DCRATOUT	1D2V_S3
DC/DC 0D6V_VREF_S0	
TPS3146MJER-GP	51
19V_S5	0D6V_VREF_S0
DC/DC 1D8V_S5	
RT3577ALGQW-GP	53
19V_DCRATOUT	1D8V_S5







www.teknisi-indonesia.com





C560

緯創資通			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
CPU (VDDQ/VCC/VCCST)					
Size	Document Number				Rev
A4	C560-TGL				-1
Date: Saturday, August 15, 2020			Sheet 8 of 106		



C560

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CPU (RSVD)			
Size	Document Number		Rev
A4	C560-TGL		-1
Date:	Saturday, August 15, 2020		Sheet 9 of 106


Main Func = CPU

ICL_U42


U42
IccMax current-10ms max = 70 A


VCORE

22uF	PCS	Cap
U42	15	220uF*2




1D8V_VCCIN_AUX







EMC CAPS - PLACE <4mm FROM SOC VDDQ,
WITH EACH PAIR <12mm APART



C560 EVT EMC add Caps



RF Caps



Capacitors must be placed
within 5 mm from SOC
and distributed in the power planes

www.teknisi-indonesia.com

C560

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (Power Cap2)

Size A3 Document Number

Date: Saturday, August 15, 2020

Sheet 11 of 106











Rev -1

C560-TGL

M_A_DQS_DIN0 M_A_DQS_DIN1 M_A_DQS_DIN2 M_A_DQS_DIN7-6 5












		SDP26 R0B	SDP26 16GB	SDP26 R0B	SDP26 16GB	SDP26 16GB	SDP26 16GB
		SMPN7076332	SMPN7076333	SMPN7076332	SMPN7076333	SMPN7076332	SMPN7076333
		Samsung KAA8J65WC-BWCE	Samsung KAA8J65WA-BWCE	SK Hynix HSAN9GNCJR-VKC	Micron MT40A632M16TB-0E2E	Micron MT40A632D6E-0E2E	SK Hynix H24AGNCJR-XNC
DORA_CTRL	R1212	OR	OR	OR	OR	OR	240R 1%
	R1213	OR	OR	OR	OR	OR	240R 1%
	R1214	OR	OR	OR	OR	OR	240R 1%
	R1215	OR	OR	OR	OR	OR	240R 1%
SDP	R1221	ASM	ASM	ASM	ASM	ASM	DY
	DV	DV	DV	DV	DV	DV	ASM
	R1222	DV	DV	DV	DV	DV	ASM





	SDP16 8Gb	SDP16 16Gb	SDP16 8Gb	SDP16 8Gb	SDP16 16Gb	SDP16 16Gb
	SDP0N76632	SDP0N76633	SDP0N76639	SDP0N76637	SDP0N76641	SDP0N76640
	Samung KA8G16SWC-BWCE	SH Hynix KA8G16SWC-BWCE	SH Hynix HSANGENCGR-KVC	Micron MT8G1612M16T-06Z6	Micron MT8G1616G16D-06Z6E	SK Hynix HSANGENCGR-KXC
DORA_CTRL	R1331	OR	OR	OR	OR	2400 1%
	R1332	OR	OR	OR	OR	2400 1%
	R1333	OR	OR	OR	OR	2400 1%
	R1334	OR	OR	OR	OR	2400 1%
SDP	R1359	ASM	ASM	ASM	ASM	ASM
DDP	DY	DY	DY	DY	DY	DY
	R1342	OR	OR	OR	OR	ASM
	R1343	OR	OR	OR	OR	ASM



BLANK

C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title DDR (RSVD)		
Size A4	Document Number C560-TGL	Rev -1
Date: Saturday, August 15, 2020		Sheet 14 of 106


24	ME_FWP	<<<<
21.61	CNV_RGI_DT	>>>>
18	GPP_CS_SMLDAlert_N	<<<<
18	GPP_E6_JTAG_OUT	<<<<
19	HDA_SDOUT_CPU	<<<<
4	TBT_LSX1_RXD	>>>>
4	TBT_LSX2_RXD	<<<<
3	DBG_PMODE	<<>>
4	TBT_LSX3_VCC_CONFIG	<<<<
4	TBT_LSX1_VCC_CONFIG	<<<<
18	GPP_E10	<<>>
18	GPP_E11	<<>>

GPIO		GPP_C5	SPI_SI	GPP_E6	GPP_B23	SPI_WP	ME_UNLOCK (GPP_R2)	CNVI debug MODES (GPP_F2)
		Move to Page 25		Move to Page 25				
GPIO		TBT LSX VCCIO conf.#0	TBT LSX VCCIO conf.#1	TBT LSX VCCIO conf.#2	TBT LSX VCCIO conf.#3	A0		
		E19	E21	D12		Move to Page 25		
Schematic								<div><div>1D8V_S5</div><div><div><div>R1518</div><div>20KR2J-L3-GP</div></div><div><div>CN</div><div>GPP_E10</div></div></div><div><div>1D8V_S5</div><div><div><div>R1519</div><div>20KR2J-L3-GP</div></div><div><div>CN</div><div>GPP_E11</div></div></div></div><div>20180512_0040</div></div>

Why GPP_E10, GPP_E11 need PU?


GPP_C5

GPP_C5 / SMLDAlert#	Boot Strap 0	Rising edge of RSMRST#	<div>This strap has a 20 kohm ± 30% internal pull-down. This is bit 0 (LSB) of a total of 4-bit masked pin straps for boot configuration. This strap is used in conjunction with Boot Strap 1,2,3, (on GPP_H0, GPP_H1, GPP_H2 respectively). Pin strap configuration encoding: 0000 = Master Attached Flash Configuration (BIOS / CSME on SPI), eSPI is disabled 0100 = BIOS on eSPI Peripheral Channel; CSME on master attached SPI 1000 = Slave Attached Flash Configuration (BIOS / CSME on eSPI attached device). 1100 = BIOS on eSPI peripheral Channel; CSME on slave attached SPI. Others: Reserved Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary well.</div>
---------------------	--------------	------------------------	---




GPP_E6

GPP_E6	JTAG_OUT Disable	Rising edge of RSMRST#	<div>This strap does not have an internal pull-up or pull-down. External pull-up is recommended 0-> JTAG_OUT is disabled 1-> JTAG_OUT is enabled</div>
--------	------------------	------------------------	--




GPP_D10

GPP_D10 / SPI_CLK / CS2 CTRLDATA / TBT_LSX0_RXD / CS2T2_CLK	DDP3 I2C / TBT_LSX2 / BSSB_Ls2 plus VCC configuration	Rising edge of RSMRST#	<div>This strap has a 20 kohm ± 30% internal pull-down. 0 = DDP3 I2C / TBT_LSX2 / BSSB_Ls2 pins at 1.8V 1 = DDP3 I2C / TBT_LSX2 / BSSB_Ls2 pins at 3.3V Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary well.</div>
---	---	------------------------	---




GPP_E19

GPP_E19 / DDP1 CTRLDATA / TBT_LSX0_RXD	DDP1 I2C / TBT_LSX0 / BSSB_Ls0 plus VCC configuration	Rising edge of RSMRST#	<div>This strap has a 20 kohm ± 30% internal pull-down. 0 = DDP1 I2C / TBT_LSX0 / BSSB_Ls0 pins at 1.8V 1 = DDP1 I2C / TBT_LSX0 / BSSB_Ls0 pins at 3.3V Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary well.</div>
--	---	------------------------	---




GPP_D12

GPP_D12 / SPI_CS1 / CS2 CTRLDATA / CS2 SPIW_MODE / TBT_LSX1_RXD	DDP4 I2C / TBT_LSX3 / BSSB_Ls3 plus VCC configuration	Rising edge of RSMRST#	<div>This strap has a 20 kohm ± 30% internal pull-down. 0 = DDP4 I2C / TBT_LSX3 / BSSB_Ls3 pins at 1.8V 1 = DDP4 I2C / TBT_LSX3 / BSSB_Ls3 pins at 3.3V Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary well.</div>
---	---	------------------------	---




GPP_E21

GPP_E21 / DDP2 CTRLDATA / TBT_LSX1_RXD	DDP2 I2C / TBT_LSX1 / BSSB_Ls1 plus VCC configuration	Rising edge of RSMRST#	<div>This strap has a 20 kohm ± 30% internal pull-down. 0 = DDP2 I2C / TBT_LSX1 / BSSB_Ls1 pins at 1.8V 1 = DDP2 I2C / TBT_LSX1 / BSSB_Ls1 pins at 3.3V Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary well.</div>
--	---	------------------------	---




GPP_R2

GPP_R2 / HDA_SDIO / I2S0_TXD	Flash Descriptor Security Override	Rising edge of PCN_PWR0K	<div>This strap has a 20 kohm ± 30% internal pull-down. 0-> Enable security measures defined in the Flash Descriptor. 1-> Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY. Notes: 1. The internal pull-down is disabled after PCN_PWR0K is high. 2. This signal is in the primary well.</div>
------------------------------	------------------------------------	--------------------------	---




DBG_PMODE

DBG_PMODE	Reserved	Rising edge of RSMRST#	<div>This strap has a 20 kohm ± 30% internal pull-up. This strap should sample high. There should not be any onboard device driving it to opposite direction during strap sampling. Notes: 1. The internal pull-up is disabled after RSMRST# de-asserts. 2. This signal is in the primary well.</div>
-----------	----------	------------------------	---




GPP_F2

GPP_F2 / CNV_RGI_DT / CNV0_TCD	M.2 CNV1 Mode Select	Rising edge of RSMRST#	<div>This strap does not have an internal pull-up or pull-down. A weak external pull-up is required. 0-> Integrated CNV1 enabled. 1-> Integrated CNV1 disabled. Notes: When a RV companion chip is connected to the PCN CNV1 interface, the device internal pull-down resistor has to pull the strap low to enable CNV1 interface.</div>
--------------------------------	----------------------	------------------------	---



C560



GPU



WLAN

Card Reader

USB3.0 Port2

USB3.0 Port1

SSD




C560





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: CPU (PCIE/SATA/USB)

Size: A3 Document Number: C560-TGL

Date: Saturday, August 15, 2020 Sheet: 16 of 106



GFX

X1802	C1802	C1803
EPSON 082.30003.0191	15pF	12pF
SEIKO 082.30003.0301	15pF	12pF
NDK 082.30003.0221	15pF	12pF

X1801 (38.4MHz)	C1801	C1804
HOSONIC 082.30040.0241	10pF	10pF
HARMONY 082.30040.0231	10pF	10pF
TXC 082.30040.0221	10pF	10pF



SKU1 SKU6

GPP_B23			
GPP_B23 / SMIALEKT# / FCHCMT# / GPP1_CS#	CPUNSEC Clock Frequency	Rising edge of RSMDET#	This strap has a 20 kOhm ± 30% internal pull-down, 0 = 38.4 MHz clock (direct from crystal) (default) 1 = 19.2 MHz clock (derived from 38.4 MHz crystal) Notes: 1. The internal pull-down is disabled after de-asserts. 2. When used as FCHCMT# and strap low, a 150K pull-up is needed to ensure it does not override the internal pull-down clock sampling.


SPIO_MOSI			
SPIO_MOSI	Reserved	Rising edge of RDSSTRB	<p>External pull-up is required. Recommend 4.7 kohn pull up. This strap should sample RDS. There should NOT be any onboard device driving it to opposite direction during strap sampling.</p> <p>Follow #60782 SchChk Newip1 P0 L006</p>


SPIO_I02			
SPIO_I02	Reserved	Rising edge of RGM0T8	External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample RGM. There should NOT be any onboard device driving it to opposite direction during strap sampling.

SP10_I03			
SP10_I02	Reserved	Rising edge of RSM5278	<p><u>External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V.</u></p> <p>This strap should sample RSG. There should NOT be any onboard device driving it to opposite direction during strap sampling.</p>

GPP_C2			
GPP C2 / SMBLINT#	TLS Confidentiality	Rising edge of RMSOUT#	<p>This strap has a 20 kOhm & 30% internal pull-down.</p> <p>0=Disable Intel® CMM crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)</p> <p>1=Enable Intel® CMM crypto Transport Layer Security (TLS) cipher suite (with confidentiality). (Default)</p> <p>Notes: 1. The internal pull-down is disabled after RMSOUT# de-asserts. 2. This signal is in the primary well.</p>

C560		緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: CPU (SPI/LPC/SMBS/XTAL/CLK)			
Size: A2	Document: C560-TGL		Rev: -1
Date: Tuesday, August 25, 2009	Sheet: 18	of	106





GPP_B14

GPP B14 / SPKR / TIME_SYNC1 / SSPI0_CS1#	Top Swap Override	Rising edge of PCH_PWROK	<p>The strap has a 20 kohm \pm 30% internal pull-down.</p> <p>[>Disable "Top Swap" mode. (Default)]</p> <p>[>Enable "Top Swap" mode. This inverts an address on access to SPI and firmware hub, so the processor believes it fetches the alternate boot block instead of the original boot-block. PCH will invert A16 (default) for cycles going to the upper two 64-KB blocks in the FW or the appropriate address lines (A[23:16]) as selected in Top Swap Block size soft strap. (Refer SPI Flash Programming Guide).</p> <p>Notes: 1. The internal pull-down is disabled after PCH_PWROK is high.</p> <p>2. Software will not be able to clear the Top Swap bit until the system is rebooted.</p> <p>3. The status of this strap is readable using the Top Swap bit (Bus0, Device31, Function0, offset DCh, bit4).</p> <p>4. This signal is in the primary well.</p>
--	-------------------	--------------------------	---

GPP_B18

GPP B18 / GSPI0_MOSI	No Reboot	Rising edge of PCH_PWROK	<p>The strap has a 20 kohm \pm 30% internal pull-down.</p> <p>[>Disable "No Reboot" mode. (Default)]</p> <p>[>Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/ XDP.</p> <p>Notes: 1. The internal pull-down is disabled after PCH_PWROK is high.</p> <p>2. This signal is in the primary well.</p>
----------------------	-----------	--------------------------	--

www.teknisi-indonesia.com

C560

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

Title

CPU (UART/I2C/ISH)

Size

A3

Document Number

C560-TGL

Date

Saturday, August 15, 2020

Sheet

20

of

106



Rev

-1

61 CNV_WR_DN0 >>>—
61 CNV_WR_DP0 >>>—
61 CNV_WR_DN1 >>>—
61 CNV_WR_DP1 >>>—
61 CNV_WR_CLK_DN>>>—
61 CNV_WR_CLK_DP>>>—

61 CNV_WT_DN0 <<<—
61 CNV_WT_DP0 <<<—
61 CNV_WT_DN1 <<<—
61 CNV_WT_DP1 <<<—
61 CNV_WT_CLK_DN<<<—
61 CNV_WT_CLK_DP<<<—

61 CNV_BRI_RSP >>>—
61 CNV_RGI_RSP >>>—
61 CNV_CLKREQ >>>—
15,61 CNV_RGI_DT <<<—
61 CNV_BRI_DT <<<—



10 OF 21
CNVi_WT_D1P DK47 CNV_WT_DP1
CNVi_WT_D1N DM47 CNV_WT_DN1
CNVi_WT_D0P DN49 CNV_WT_DP0
CNVi_WT_D0N DR49 CNV_WT_DN0
CNVi_WT_CLKP DN45 CNV_WT_CLK_DP
CNVi_WT_CLKN DN47 CNV_WT_CLK_DN

CNVi_WR_D1P DU43 CNV_WR_DP1
CNVi_WR_D1N DV43 CNV_WR_DN1
CNVi_WR_D0P DR44 CNV_WR_DP0
CNVi_WR_D0N DT43 CNV_WR_DN0
CNVi_WR_CLKP DV44 CNV_WR_CLK_DP
CNVi_WR_CLKN DW44 CNV_WR_CLK_DN

CNVi_WT_RCOMP DN51 CNV_WT_RCOMP
GPP_F3/CNV_RGI_RSP/UART0_CTS# DJ13 CNV_RGI_RSP
GPP_F2/CNV_RGI_DT/UART0_TXD DG13 CNV_RGI_DT
GPP_F1/CNV_BRI_RSP/UART0_RXD DF15 CNV_BRI_RSP
GPP_F0/CNV_BRI_DT/UART0_RTS# DF17 CNV_BRI_DT

GPP_F5/MODEM_CLKREQ/CRF_XTAL_CLKREQ DJ10 CNV_CLKREQ
GPP_F6/CNV_PA_BLANKING DV15
GPP_F4/CNV_RF_RESET# DK10

TGL-U-1-GP-U2
ZZ.00CPU.481

GPP_F0

GPP_F0 / CNV_BRI_DT / UART0_RTS#	XTAL Frequency Selection	Rising edge of RSMRST#	This strap has a 20 kohm ± 30% internal pull-down. This strap should not be pulled high since 24 MHz crystal is not supported on the PCH. 0 = 38.4 MHz (default) 1 = 24 MHz Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary well.
--	--------------------------------	---------------------------	--

C560

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title
CPU (CSI/EMMC/CNVi)

Size A4	Document Number C560-TGL	Rev -1
------------	------------------------------------	------------------

Date: Saturday, August 15, 2020 Sheet 21 of 106



SSID = KBC





Model ID BOM Ctrl

PCB VERSION AD(PIN10)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
TC5611T	100.0K	100.0K	3.0V
NA	100.0K	33.0K 64.39251.E11	2.48V
NA	100.0K	47.0K 64.479251.E11	2.24V
NA	100.0K	64.9K 64.447251.E11	2.8V
NA	100.0K	76.8K 64.56251.E11	1.87V
NA	100.0K	215.0K 64.215351.E11	1.048V

PCB VERSION

PCB VERSION AD(PIN10)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
SA	100.0K	10.0K	3.0V
SB	100.0K	20.0K	2.75V
SC	100.0K	33.0K	2.48V
SD	100.0K	47.0K	2.24V
-1	100.0K	64.9K	2.8V
-1M	100.0K	76.8K	1.87V
Reserved	100.0K	100.0K	1.65V


www.teknisi-indonesia.com



NOVO button Fun define: one key to recover OS.



KBC_NOVO_BTN	KBC_PWBRTN_EC#
Low	Low

KBC_PWBRTN_EC#Low
(1) 4sec: PWR Button shut down (2) 8sec: KBC reset



SSID = Flash.ROM

SPI ROM



BIOS1 will use BOM control by co-lay symbol issue





TABLE BIOS1
32MB(256Mb) WSON8 (Optional)


Vender	Vender P/N	Wistron P/N
WINBOND	W25R256JVEIQ	072.25256.0L01
GIGADEVICE	GD25R256DYIGR	072.25256.0H03

EVT ASM



Co-Layout Design on BIOS1 SPI ROM Socket



Co-Layout Design on BIOS2



SSID = RBAT



C560

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu,
Taichung Hsien 321, Taiwan, R.O.C.

Title: FLASH/RTC
Rev: A0 Document Number: C560-TGL Rev: -1
Date: Tuesday, August 25, 2020 Sheet: 26 of 108

Main Func = Thermal Sensor










TABLE:


ID	Target	Function
RT2601	PU5901	100V_S3
RT2602	PU4601	1V_VCCGT
RT2603	PQ6201	1000V_SUS
RT2604	PU4701	1V_CPU_CORE
RT2605	PQ4505	5V_S5
RT2606	PQ4506	303V_S5
RT2607	PU4404	Charger-Buck
RT2608	PU4406	Charger-Boost



PURE_HW_SHUTDOWN# logic table

Signal name	Sys. Temp < Ref. Temp	Sys. Temp > Ref. Temp
RT_COMP_OUT	High	Low
PURE_HW_SHUTDOWN#	High	Low


Main Func = AUDIO




C560

緯創資通			Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title AUDIO (SPEAKER)					
Size A4	Document Number C560-TGL				Rev -1
Date: Saturday, August 15, 2020			Sheet 29 of 106		

Combo Jack




Near AUD1 (AUDIO)





NEAR AUDIO JACK CONN

AUDIO JACK SENSE CLOSE TO CODEC 6-10 mil trace recommend

HGND A/HGND B trace width >70mil,
changed to sharp will be better.



AUDIO JACK SENSE



C560

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **AUDIO (AUDIO JACK)**

Size A3 Document Number **C560-TGL**

Date: Saturday, August 15, 2020

Sheet 30 of 106

Rev -1

BLANK

C560

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title LAN (RSVD)		
Size A4	Document Number C560-TGL	Rev -1
Date: Saturday, August 15, 2020		Sheet 31 of 106

www.teknisi-indonesia.com

BLANK

C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title LAN (RSVD)		
Size A4	Document Number C560-TGL	Rev -1
Date: Saturday, August 15, 2020		Sheet 32 of 106

(Blanking)

C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title CARDREADER (SDIO/SD CONN)		
Size A4	Document Number C560-TGL	Rev -1
Date: Saturday, August 15, 2020		Sheet 33 of 106

BLANK

C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title USB (RSVD)		
Size A4	Document Number C560-TGL	Rev -1
Date: Saturday, August 15, 2020		Sheet 34 of 106


(Blanking)

C560



<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>USB (CHARGER/SWITCH)</div>		
Size <div>A4</div>	Document Number <div>C560-TGL</div>	Rev <div>-1</div>
Date: Saturday, August 15, 2020		Sheet 35 of 106

Main Func = USB Charger

For USB3.0 System Port1 (For AOU)




Layout Note: Close 5V_USB1_S5





IC560 SIT Verify

For USB3.0 System Port2



Layout Note: Close 5V_USB2_S5



C560

BLANK

C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title USB (RSVD)		
Size A4	Document Number C560-TGL	Rev -1
Date: Saturday, August 15, 2020		Sheet 37 of 106

(Blanking)

C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>USB (RSVD)(USB Redriver/Hub)</div>		
Size <div>A4</div>	Document Number <div>C560-TGL</div>	Rev <div>-1</div>
Date: Saturday, August 15, 2020		Sheet 38 of 106

BLANK

C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title SEQUENCE (RSVD)		
Size A4	Document Number C560-TGL	Rev -1
Date: Saturday, August 15, 2020		Sheet 39 of 106

BLANK

C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title SEQUENCE (RSVD)		
Size A4	Document Number C560-TGL	Rev -1
Date: Saturday, August 15, 2020		Sheet 41 of 106


BLANK

C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>INT IO (RSVD)</div>		
Size <div>A4</div>	Document Number <div>C560-TGL</div>	Rev <div>-1</div>
Date: Saturday, August 15, 2020		Sheet 42 of 106

[illegible]

	101200	001420
DOGA	1.2V	0042X
1.0A	1.4V	232X
1.5A	1.5V	200X
2.0A	1.8V	237X
3.0A	2.2V	174X
3.25A	2.3V	162X




0505
buyer: 7"

# of CELL	VCELL_PRES	P04010
1-CELL	1.5V	301K
2-CELL	2.5V	140K
3-CELL	3.5V	71.5K
4-CELL	4.5V	33.2K



Inductor	R(IADP)	Fsw at POR
1.0uH	93K ohm	1200KHz
1.5uH	110K ohm	800KHz
2.2uH	137K ohm	800KHz
3.3uH	169K ohm	800KHz

Reserve for Power test

OFFPAGE-Signal





OFFPAGE-GAP



teknisi-indonesia.com


Diagram illustrating the connection between the PH on CPU side and the PROCHOT_CPU_N pin. The PH on CPU side is connected to PROCHOT_CPU_N. The PH on CPU side is also connected to SVD_CLK_CPU, SVD_DATA_CPU, and SVD_ALERT_N_CPU.

[illegible]


	ICL lccMax=72A	TGL lccMax=66A
PR4619	3.57K	1.4K
PR4666	357	0
PR4624	3.48K	1.02K
PR4669	100	100

VR_HOT Thermal_Alert#	100C/97C	Lily 120C/100C
PR4627	24.9K	36.5K
PR4622	12.4K	17.8K
PR4701	110K	3.48K

電感3高 0.9mohm	ICL IccMax=72A	TGL IccMax=66A
PR4601	26.7K	30.1K
PR4665	2.87K	2.05K
PR4643	17.8K	18.7K



Need confirm with RT If you change Chock








	電感3高 0.9mohm	電感4高 0.66mohm
PR4628 PR4633	2K	2K
PR4655 PR4646	2K	2K
PR4662 PR4663	2.61K	4.64K

0603 Size

電感3高 0.9mohm	ICL IccMax=72A	TGL IccMax=66A
PR4640	31.6K	34K

OFFPAGE



Close to Phase 1 Mosfet

BLANK

C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
TitlePOWER (RSVD)		
SizeA4	Document NumberC560-TGL	Rev-1
Date: Saturday, August 15, 2020		Sheet 48 of 106

BLANK

C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
TitlePOWER (RSVD)		
SizeA4	Document NumberC560-TGL	Rev-1
Date: Saturday, August 15, 2020		Sheet 49 of 106

S4

17.24 PM_SLP_S4_N RS101 1 2 PWR_VDDQ_EN

GR4432-PAD-1-GP

CS101 SC01US9K0-GP


S3

5 VTT_CNTL RS102 1 2 PWR_VDDQVTT_EN

GR4432-PAD-1-GP

[illegible]

STATE	VTT_CNTL	SLP_S4	VFP	VDDQ	VTTREF	VTT
S0	HI	HI	ON	ON	ON	ON
S3	LO	HI	ON	ON	ON	OFF (High-Z)
S5/S4	LO	LO	OFF (discharge)	OFF (discharge)	OFF (discharge)	OFF (discharge)




BLANK



C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
TitlePOWER (RSVD)		
SizeA4	Document NumberC560-TGL	Rev-1
Date: Saturday, August 15, 2020		Sheet 52 of 106

OFFPAGE



OFFPAGE_GAP




BLANK


C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title POWER(APW8743_VNN1D05V)		
Size Custom	Document Number C560-TGL	Rev -1
Date: Saturday, August 15, 2020	Sheet 54 of 106	


(Off-Page)



CCD CONN



BOT side



C560

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **DISPLAY (CAMERA)**


Size A4	Document Number C560-TGL	Rev -1
------------	------------------------------------	------------------

Date: Saturday, August 15, 2020 Sheet 56 of 106







HDMI

HDMI Passive Level Shifter

Close to HDMI Connector



HDMI CONNECTOR



BLANK

C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title DISPLAY (RSVD)		
Size A4	Document Number C560-TGL	Rev -1
Date: Saturday, August 15, 2020		Sheet 58 of 106

BLANK

C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title DISPLAY (RSVD)		
Size A4	Document Number C560-TGL	Rev -1
Date: Saturday, August 15, 2020		Sheet 59 of 106

BLANK

C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>INT IO (RSVD)</div>		
Size <div>A4</div>	Document Number <div>C560-TGL</div>	Rev <div>-1</div>
Date: Saturday, August 15, 2020		Sheet 60 of 106

BLANK


C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>INT IO (RSVD)</div>		
Size <div>A4</div>	Document Number <div>C560-TGL</div>	Rev <div>-1</div>
Date: Saturday, August 15, 2020		Sheet 62 of 106


LED

DC-IN

Charger LED



NOVO BUTTON







C560

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


LED/NOVO BUTTON

Size A3	Document Number C560-TGL	Rev -1
Date: Saturday, August 15, 2020	Sheet 64	of 106




24 KCOL17F0
24 KROW7F0



Follow LS1511A



TPAD CONN



USB3.0 Port1

16 USB1_USB30_RX_N >>>>
16 USB1_USB30_RX_P >>>>
16 USB1_USB30_TX_N <<<<
16 USB1_USB30_TX_P <<<<

36 USB1_USB20_AOU_N <<<<
36 USB1_USB20_AOU_P <<<<

USB3.0 Port2

16 USB2_USB30_RX_N >>>>
16 USB2_USB30_RX_P >>>>
16 USB2_USB30_TX_N <<<<
16 USB2_USB30_TX_P <<<<

16 USB2_USB20_N <<<<
16 USB2_USB20_P <<<<

CARD


16 CARD_PCIE_RX_N >>>>
16 CARD_PCIE_RX_P >>>>
16 CARD_PCIE_TX_N <<<<
16 CARD_PCIE_TX_P <<<<

18 CARD_CLK_CPU_P <<<<
18 CARD_CLK_CPU_N <<<<
18 CARD_CLKREQ_CPU_N <<<<

Others

17,26,61,63,76 PLT_RST_N <<<<
24 KBC_PWRBTN_N <<<<
24 PWR_LED <<<<

MB to IO Board



USB1 USB30 -AOU

USB2 USB30

Card Reader

USB1 USB20

USB2 USB20

5V_AUX_S5 5V_USB2_S5 5V_USB1_S5 3D3V_S5 3D3V_S0

C560

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
IO BOARD CONN

Size A4 Document Number **C560-TGL** Rev **-1**

Date: Saturday, August 15, 2020 Sheet 66 of 106



5	4	3	2	1
D				D
C				C
B				B
A				A

(Blanking)


C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>SENSOR (RSVD)(HALL-SENSOR)</div>		
Size <div>A4</div>	Document Number <div>C560-TGL</div>	Rev <div>-1</div>
Date: Saturday, August 15, 2020		Sheet 67 of 106

(Off-Page)



C560

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title DEBUG (ESPI DEBUG)			
Size A4	Document Number C560-TGL		Rev -1
Date: Saturday, August 15, 2020		Sheet 68	of 106

BLANK

C560



<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>SENSOR (RSVD)</div>		
Size <div>A4</div>	Document Number <div>C560-TGL</div>	Rev <div>-1</div>
Date: Saturday, August 15, 2020		Sheet 69 of 106

BLANK


C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title EXT IO (RSVD)		
Size A4	Document Number C560-TGL	Rev -1
Date: Saturday, August 15, 2020		Sheet 71 of 106




Signal	Pin
EC_SMB_SDA_PD	24
EC_SMB_SDA_PD	24
PD_INT_LSC	24
PRODNCT_CPU_1	3,24,44,66
CPU_SMB_SDA_P1	18
CPU_SMB_SDA_P1	16
CPU_SMB_ALERT_FOUT	17




It's is used for I2C slave address/1/2/3 setting during power on initialization.




Vender	Vender P/N	Wistron P/N
GMT	G2920T11U	074.02920.003F
DIODES	AP2205-W5-7	074.02205.000F





(Blanking)

C560


		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title EXT IO (TYPEC PD)			
Size A3	Document Number C560-TGL		Rev -1
Date: Saturday, August 15, 2020		Sheet 74 of	106

BLANK




C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title EXT IO (RSVD)		
Size A4	Document Number C560-TGL	Rev -1
Date: Saturday, August 15, 2020		Sheet 75 of 106

► PEX_CLKREQ# is an active-low, open-drain bi-directional signal. It must have a 10 k Ω pull-up to 1V8_AON.



Main Func = dGPU




www.teknisi-indonesia.com


Main Func = GPU

79 FP_FUSE <<<—
85 GPUCORE_SENSE >>>—
85 GPU_GND_SENSE >>>—


22U 0603*14 X6S
Place under GPU




10U 0603*14 X6S
Place under GPU





1U 0201*13 X6S
Place under GPU



RF RESERVED






1V_VGACORE_S0




N18S-G5-A1-GP
DIS

1D8V_AON_S0

1U 0201*2 X6S
Place under GPU



Place near GPU
1U 0201*3 X6S
4.7U 0603*3 X6S



C560

BLANK

BLANK



C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title GPU (RSVD)		
Size A4	Document Number C560-TGL	Rev -1
Date: Saturday, August 15, 2020		Sheet 83 of 106

BLANK


C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title GPU (RSVD)		
Size A4	Document Number C560-TGL	Rev -1
Date: Saturday, August 15, 2020		Sheet 84 of 106




5 4 3 2 1


ZZ.00PAD.EJ1 ZZ.00PAD.QN1 ZZ.00PAD.EJ1 ZZ.00PAD.EJ1 ZZ.00PAD.EJ1 ZZ.00PAD.QN1




ZZ.SCREW.1A1 ZZ.SCREW.1A1 ZZ.00PAD.QN1 ZZ.00PAD.6N1 ZZ.00PAD.6N1




434.0HH0K.0001 34.4EO02.001




34.4SE26.001




34.4SE26.001




34.4SE26.001




34.4SE26.001





34.4SE26.001



34.4EO02.001



C550 FVT EMC request: change to 0.1u



C550 SIT EMC request: TOP

C560

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
UNUSED PARTS (RF/EMI CAP)

Size Custom Document Number **C560-TGL** Rev **-1**

Date: Saturday, August 15, 2020 Sheet 89 of 106

BLANK


C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>INT IO (RSVD)</div>		
Size <div>A4</div>	Document Number <div>C560-TGL</div>	Rev <div>-1</div>
Date: Saturday, August 15, 2020		Sheet 90 of 106

BLANK

C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>INT IO (RSVD)</div>		
Size <div>A4</div>	Document Number <div>C560-TGL</div>	Rev <div>-1</div>
Date: Saturday, August 15, 2020		Sheet 91 of 106



BLANK

www.teknisi-indonesia.com

C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title EXT IO (RSVD)		
Size A4	Document Number C560-TGL	Rev -1
Date: Saturday, August 15, 2020		Sheet 93 of 106

BLANK

C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title EXT IO (RSVD)		
Size A4	Document Number C560-TGL	Rev -1
Date: Saturday, August 15, 2020		Sheet 94 of 106

BLANK

C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title EXT IO (RSVD)		
Size A4	Document Number C560-TGL	Rev -1
Date: Saturday, August 15, 2020		Sheet 95 of 106

BLANK

C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title COMMERCIAL (RSVD)		
Size A4	Document Number C560-TGL	Rev -1
Date: Saturday, August 15, 2020		Sheet 96 of 106

BLANK


C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title COMMERCIAL (RSVD)		
Size A4	Document Number C560-TGL	Rev -1
Date: Saturday, August 15, 2020		Sheet 97 of 106


BLANK

C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title COMMERCIAL (RSVD)		
Size A4	Document Number C560-TGL	Rev -1
Date: Saturday, August 15, 2020		Sheet 98 of 106



C560

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title DEBUG (XDP/DCI)			
Size A4	Document Number C560-TGL		Rev -1
Date: Saturday, August 15, 2020		Sheet 99	of 106

BLANK

C560





<div>緯創資通</div>		<div>Wistron Corporation</div>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
TABLE OF CONTENT			
Size A4	Document Number C560-TGL		Rev -1
Date: Saturday, August 15, 2020		Sheet 100 of	106

BLANK


C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title CHANGE HISTORY		
Size A4	Document Number C560-TGL	Rev -1
Date: Saturday, August 15, 2020		Sheet 101 of 106

LC56 TGL SEQUENCE & BLOCK DIAGRAM





LC56 TGL Power Block Diagram



LC56 TGL SMBUS/I2C BLOCK DIAGRAM

KBC SMBus Block Diagram

PCH SMBus Block Diagram



BLANK

C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title THERMAL/AUDIO BLOCK DIAGRAM		
Size A4	Document Number C560-TGL	Rev -1
Date: Saturday, August 15, 2020		Sheet 105 of 106

BLANK

C560

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title CLK BLOCK		
Size A4	Document Number C560-TGL	Rev -1
Date: Saturday, August 15, 2020		Sheet 106 of 106